

# COMPUTER ABSTRACTIONS AND TECHNOLOGY

Jo, Heeseung

# The Computer Revolution

---

Progress in computer technology


- Underpinned by Moore's Law

Makes novel applications feasible

- Computers in automobiles
- Cell phones
- Human genome project
- World Wide Web
- Search Engines

Computers are pervasive

# Moore's Law



The number of transistors on a computer chip doubles every year (observed in 1965)

Moore, “[Cramming more components onto integrated circuits](#),” *Electronics Magazine*, 1968.

# Classes of Computers

---

## Desktop computers

- General purpose, variety of software
- Subject to cost/performance tradeoff

## Server computers

- Network based
- High capacity, performance, reliability
- Range from small servers to building sized

## Embedded computers

- Hidden as components of systems
- Stringent power/performance/cost constraints

# What You Will Learn

---

How programs are translated into the machine language

- And how the hardware executes them

The hardware/software interface

What determines program performance

- And how it can be improved

How hardware designers improve performance

What is parallel processing

# Understanding Performance

---

## Algorithm

- Determines number of operations executed

## Programming language, compiler, architecture

- Determine number of machine instructions executed per operation

## Processor and memory system

- Determine how fast instructions are executed

## I/O system (including OS)

- Determines how fast I/O operations are executed

# Below Your Program

## Hardware


- Processor, memory, I/O controllers

## System software

- Compiler: translates HLL code to machine code
- Operating System: service code
  - Handling input/output
  - Managing memory and storage
  - Scheduling tasks & sharing resources

## Application software

- Written in high-level language



# Levels of Program Code

## High-level language

- Level of abstraction closer to problem domain
- Provides for productivity and portability

## Assembly language

- Textual representation of instructions

## Hardware representation

- Binary digits (bits)
- Encoded instructions and data

High-level  
language  
program  
(in C)

```
swap(int v[], int k)
{int temp;
  temp = v[k];
  v[k] = v[k+1];
  v[k+1] = temp;
}
```

Compiler

Assembly  
language  
program  
(for MIPS)

```
swap:
    muli $2, $5, 4
    add  $2, $4, $2
    lw   $15, 0($2)
    lw   $16, 4($2)
    sw   $16, 0($2)
    sw   $15, 4($2)
    jr   $31
```

Assembler

Binary machine  
language  
program  
(for MIPS)

```
000000001010000100000000000011000
000000000000110000001100000100001
100011000110001000000000000000000
100011001111001000000000000000100
101011001111001000000000000000000
101011000110001000000000000000100
00000011111000000000000000001000
```




# Components of a Computer

Same components for all kinds of computer


- Desktop, server, embedded

Input/output includes

- User-interface devices
  - Display, keyboard, mouse
- Storage devices
  - Hard disk, CD/DVD, flash
- Network adapters
  - For communicating with other computers



# Anatomy of a Computer




# Anatomy of a Mouse

## Optical mouse

- Small low-res camera
- Basic image processor
  - Looks for x, y movement
- Buttons & wheel



Supersedes roller-ball mechanical mouse




# Through the Looking Glass

LCD screen: picture elements (pixels)


- Mirrors content of frame buffer memory



# Opening the Box



Hard drive Processor Fan with cover Spot for memory DIMMs Spot for battery Motherboard Fan with cover DVD drive



# Inside the Processor (CPU)

---

Datapath: performs operations on data



Control: sequences datapath, memory, ...

Cache memory

- Small fast SRAM memory for immediate access to data


# Inside the Processor (CPU)

AMD Barcelona: 4 processor cores





# AMD Barcelona: 4 processor cores



\*Die photo credit: AMD Barcelona



# Abstractions

---

Abstraction helps us deal with complexity

- Hide lower-level detail

Instruction set architecture (ISA)

- The hardware/software interface

Application binary interface

- The ISA plus system software interface

Implementation

- The details underlying and interface


# A Safe Place for Data

## Volatile main memory

- Loses instructions and data when power off

## Non-volatile secondary memory

- Magnetic disk
- Flash memory
- Optical disk (CDROM, DVD)



# Networks

Communication and resource sharing

Local area network (LAN): Ethernet

- Within a building

Wide area network (WAN): the Internet


Wireless network: WiFi, Bluetooth



# Technology Trends

Electronics technology continues to evolve





- Increased capacity and performance
- Reduced cost



Year	Technology	Relative performance/cost
1951	Vacuum tube	1
1965	Transistor	35
1975	Integrated circuit (IC)	900
1995	Very large scale IC (VLSI)	2,400,000
2005	Ultra large scale IC	6,200,000,000

# Defining Performance

Which airplane has the best performance?



# Response Time and Throughput

---

## Response time

- How long it takes to do a task

## Throughput

- Total work done per unit time
  - e.g., tasks/transactions/... per hour

How are response time and throughput affected by

- Replacing the processor with a faster version?
- Adding more processors?

We'll focus on response time for now ...

# Relative Performance

Define Performance = 1/Execution Time

"X is n time faster than Y"

$$\begin{aligned} & \text{Performance}_X / \text{Performance}_Y \\ &= \text{Execution time}_Y / \text{Execution time}_X = n \end{aligned}$$

Example: time taken to run a program

- 10s on A, 15s on B
- $\text{Execution Time}_B / \text{Execution Time}_A$   
= 15s / 10s = 1.5
- So A is 1.5 times faster than B

# Measuring Execution Time

---

## Elapsed time (Wall clock time)

- Total response time, including all aspects
  - Processing, I/O, OS overhead, idle time
- Determines system performance


## CPU time

- Time spent processing a given job
  - Discounts I/O time, other jobs' shares
- Total CPU time = user CPU time + system CPU time
- Different programs are affected differently by CPU and system performance



# CPU Clocking

Operation of digital hardware governed by a constant-rate clock



Clock period: duration of a clock cycle

- e.g.,  $250\text{ps} = 0.25\text{ns} = 250 \times 10^{-12}\text{s}$

Clock frequency (rate): cycles per second

- e.g.,  $4.0\text{GHz} = 4000\text{MHz} = 4.0 \times 10^9\text{Hz}$

# CPU Time

$$\begin{aligned}\text{CPU Time} &= \text{CPU Clock Cycles} \times \text{Clock Cycle Time} \\ &= \frac{\text{CPU Clock Cycles}}{\text{Clock Rate}}\end{aligned}$$

Performance improved by

- Reducing number of clock cycles
- Increasing clock rate
- Hardware designer must often trade off clock rate against cycle count

ex)

- 1,000,000 CPU clock cycles
- 250ps clock cycle time
- CPU time =  $1,000,000 * 250\text{ps} = 250,000,000\text{ps}$   
= 250us = 0.25ms = 0.00025s

# CPU Time Example

Computer A: 2GHz clock, 10s CPU time

Designing Computer B

- Aim for 6s CPU time
- Can do faster clock, but causes 1.2× clock cycles

How fast must Computer B clock be?

$$\begin{aligned}\text{CPU Time} &= \text{CPU Clock Cycles} \times \text{Clock Cycle Time} \\ &= \frac{\text{CPU Clock Cycles}}{\text{Clock Rate}}\end{aligned}$$

$$\text{Clock Rate}_B = \frac{\text{Clock Cycles}_B}{\text{CPU Time}_B} = \frac{1.2 \times \text{Clock Cycles}_A}{6s}$$

$$\begin{aligned}\text{Clock Cycles}_A &= \text{CPU Time}_A \times \text{Clock Rate}_A \\ &= 10s \times 2\text{GHz} = 20 \times 10^9\end{aligned}$$

$$\text{Clock Rate}_B = \frac{1.2 \times 20 \times 10^9}{6s} = \frac{24 \times 10^9}{6s} = 4\text{GHz}$$

# Instruction Count and CPI

Instruction Count for a program

- Determined by program, ISA and compiler

Average cycles per instruction (CPI)

- To execute an instruction  $\neq$  Need a cycle
- Cycles for an instruction are different by instructions
- Determined by CPU hardware
- If different instructions have different CPI
  - Average CPI affected by instruction mix

Clock Cycles = Instruction Count  $\times$  Cycles per Instruction

CPU Time = Instruction Count  $\times$  CPI  $\times$  Clock Cycle Time

$$= \frac{\text{Instruction Count} \times \text{CPI}}{\text{Clock Rate}}$$

CPU Time = CPU Clock Cycles  $\times$  Clock Cycle Time

$$= \frac{\text{CPU Clock Cycles}}{\text{Clock Rate}}$$

# CPI Example

Computer A: Cycle Time = 250ps, CPI = 2.0

Computer B: Cycle Time = 500ps, CPI = 1.2

Same ISA

Which is faster, and by how much?

$$\begin{aligned}\text{Clock Cycles} &= \text{Instruction Count} \times \text{Cycles per Instruction} \\ \text{CPU Time} &= \text{Instruction Count} \times \text{CPI} \times \text{Clock Cycle Time} \\ &= \frac{\text{Instruction Count} \times \text{CPI}}{\text{Clock Rate}}\end{aligned}$$

$$\text{CPU Time}_A = \text{Instruction Count} \times \text{CPI}_A \times \text{Cycle Time}_A$$

$$= 1 \times 2.0 \times 250\text{ps} = 1 \times 500\text{ps} \leftarrow \text{A is faster}$$

$$\text{CPU Time}_B = \text{Instruction Count} \times \text{CPI}_B \times \text{Cycle Time}_B$$

$$= 1 \times 1.2 \times 500\text{ps} = 1 \times 600\text{ps}$$

$$\frac{\text{CPU Time}_B}{\text{CPU Time}_A} = \frac{1 \times 600\text{ps}}{1 \times 500\text{ps}} = 1.2 \leftarrow \dots \text{by this}$$

much

# CPI Example

Alternative compiled code sequences using instructions in classes A, B, C

Class	A	B	C
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

Sequence 1: IC = 5

- Clock Cycles =  $2 \times 1 + 1 \times 2 + 2 \times 3 = 10$
- Avg. CPI =  $10/5 = 2.0$

Sequence 2: IC = 6

- Clock Cycles =  $4 \times 1 + 1 \times 2 + 1 \times 3 = 9$
- Avg. CPI =  $9/6 = 1.5$

# Performance Summary


---

Performance depends on

- Algorithm affects IC, possibly CPI
- Programming language affects IC, CPI
- Compiler affects IC, CPI
- Instruction set architecture affects IC, CPI, Cycle Time

# Power Trends

In CMOS IC technology



$$\text{Power} = \text{Capacitive load} \times \text{Voltage}^2 \times \text{Frequency}$$

- Capacitive load (CL) is a type of electrical load that stores electrical energy in a capacitor and releases it back into the circuit



# Reducing Power

Suppose a new CPU has

$$\text{Power} = \text{Capacitive load} \times \text{Voltage}^2 \times \text{Frequency}$$

- 85% of capacitive load of old CPU
- 15% voltage and 15% frequency reduction


$$\frac{P_{\text{new}}}{P_{\text{old}}} = \frac{C_{\text{old}} \times 0.85 \times (V_{\text{old}} \times 0.85)^2 \times F_{\text{old}} \times 0.85}{C_{\text{old}} \times V_{\text{old}}^2 \times F_{\text{old}}} = 0.85^4 = 0.52$$

## The power wall

- We can't reduce voltage further
- We can't remove more heat

How else can we improve performance?

# Uniprocessor Performance



Constrained by power, instruction-level parallelism,  
memory latency

# Multiprocessors

---

## Multicore microprocessors



- More than one processor per chip

Requires **explicitly parallel programming**

- Compare with **instruction level parallelism**
  - Hardware executes multiple instructions at once
  - Hidden from the programmer
- Hard to do
  - Programming for performance
  - Load balancing
  - Optimizing communication and synchronization

# Manufacturing ICs

Yield (수율): proportion of working dies per wafer



# AMD Opteron X2 Wafer

X2 : 300mm wafer, 117 chips, 90nm technology

X4 : 45nm technology


...

...

Intel core 12th : 10nm

Ryzen 4th : 7nm


Apple M1 : 5nm



# Integrated Circuit Cost

Nonlinear relation to area and defect rate

- Wafer cost and area are fixed
- Defect rate determined by manufacturing process
- Die area determined by architecture and circuit design



# Amdahl's Law

프로그램은 병렬처리가 가능한 부분과 불가능한 순차적인 부분으로 구성되므로 프로세서를 아무리 병렬화 시켜도 더 이상 성능이 향상되지 않는 한계가 존재 한다는 법칙

Improving an aspect of a computer cannot guarantee a proportional improvement in overall performance

$$T_{\text{improved}} = \frac{T_{\text{affected}}}{\text{improvement factor}} + T_{\text{unaffected}}$$

## Example

- MULTIPLY instruction accounts for 80s of 100s
- ADD instruction accounts for 20s of 100s

Corollary: make the common case fast

# Concluding Remarks

---

Cost/performance is improving

- Due to underlying technology development

Hierarchical layers of abstraction

- In both hardware and software

Instruction set architecture

- The hardware/software interface

Execution time: the best performance measure

Power is a limiting factor

- Use parallelism to improve performance